We will notify you once we have something for you
Senior Design Verification Engineer
GSVR Talent Solutions Pvt Ltd
- Job Details
Job Details
- Company Description
GSVR Talent Solutions is a startup semiconductor solutions provider based in Hyderabad. We provide skilled and professional technical services to accelerate SOC development life cycles and offer design services and solutions to leading companies in the semiconductor industry. Our experienced team is dedicated to solving design challenges and delivering performance estimates. Founded in 2020, GSVR Talent Solutions has consultants located in the US, Canada, and India.
Role Description
This is a full-time on-site role for a Senior Design Verification Engineer at GSVR Talent Solutions. The Senior Design Verification Engineer will be responsible for performing formal verification, RTL design, computer architecture analysis, functional verification, and debugging tasks. The engineer will work on-site at our Hyderabad location.
Qualifications
Formal Verification and Functional Verification skills
RTL Design and Computer Architecture knowledge
Experience in. debugging and troubleshooting
Good understanding of semiconductor industry standards and protocols
Excellent problem-solving and analytical skills
Strong communication and teamwork skills
Bachelor's or Master's degree in Electrical Engineering or a related field
Experience with industry-standard design and verification tools is a plus,
Other Details
- Industry IT Engineering / Construction
- Recruiter Details GSVR Talent Solutions Pvt Ltd
- Job Type Full time
Key Skills
Recruiter Details
- GSVR Talent Solutions Pvt Ltd
- Hyderabad
- hidden_email
- hidden_mobile
Company Details
GSVR Talent Solutions Pvt Ltd
Related Articles
Get content writer interview questions along with sample answers and prepare well for your next interview. Check out some valuable...
Get to know the essential accounting interview questions that can be asked in the interview. Read the blog to know the basic and t...
Get to know the right way to structure the sick leave email. Check out some professional samples and the right way to format them ...
Check out the blog to gain complete details of the skills, importance, and some valuable tips that can help you in improving your ...
HotRegular
2 days agoSenior Design Verification Engineer
GSVR Talent Solutions Pvt Ltd
Hyderabad+1
Other Telangana
5 to 9 Yrs
+14
Formal Verification, Functional Verification, RTL Design, Computer Architecture, Debugging, Troubleshooting, Protocols, Analytical Skills, Communication Skills, Semiconductor Industry Standards, Problemsolving, Teamwork Skills, Industrystandard Design, Verification Tools
Not Interested
+23
Physical Verification, ASICs, EDA tools, Python, Perl, IC design, CMOS, DRC, LVS, ERC, DFM, OPC, ESD, Interpersonal skills, Leadership, Mentoring, TCL, FinFET, Lowpower implementation, IO Ring, RDL routing, CMOSFinFET process, Latchup
Not Interested
HotRegular
2 days agoFormal Verification - Staff Applications Engineer
Synopsys
Other Karnataka
5 to 10 Yrs
+18
VHDL, Verilog, SystemVerilog, Formal verification, Simulation, Emulation, Prototyping, C, Python, UVM, EDA tools, VCS, Verdi, ASIC design flows, Static verification, Dynamic verification, VC Formal, VC SpyGlass
Not Interested
HotRegular
2 days agoIP Verification - AMS Verification Engineer
Micron
Hyderabad+1
Other Telangana
3 to 7 Yrs
+22
IP Verification, Simulation, Debugging, Simulation Tools, Regression Analysis, Analog Circuits, Design Validation, Floorplanning, Routing, CAD, Modeling, Artificial Intelligence, AMS Verification, DRAM, Memory Architectures, Test Benches, Verification Methodology, Parasitic Modeling, Industry Standard Simulators, Manufacturability, Data Economy, 5G Applications
Not Interested
Get Personalised Job Matches
Based on your experience, skills and interest
+18
SystemVerilog, UVM, simulation tools, Assertions, DPI, Firmware, emulation, bus protocols, Perl, Python, problem solving, RTL design verification, power aware simulation, camera verification, Coverage closure, RTL debug, SV UVM, scripting language
Not Interested
HotRegular
2 days agoVLSI Technical Design and Verification Engineer
Broadcom
Other Karnataka
8 to 12 Yrs
+23
VLSI, SOC, Functional verification, Verilog, UVM, networking protocol, Ethernet, Pcie, CPU, scripting languages, Perl, CAD Tools, TOP Level, BFMs, Checkers, monitors, Scoreboards, constrained random testing, Gatelevel simulations, SDF simulations, Tcl, Cadence, Synopsys
Not Interested
How relevant did you find the job search results ?
- 1
- 2
- 3
- 4
- 5
Regular
2 weeks agoSenior Physical Verification Engineer
ZOEY SEMICONDUCTORS PVT LTD
Hyderabad+1
Other Telangana
5 to 9 Yrs
+34
Physical Verification, DRC, ERC, LVS, DFM, Antenna, PERC, ESD, Python, PERL, ICC, Calibre, ICV, People management, Floor planning, Latchup, IO, Bump planning, RDL routing Strategy, TCL, PnR tools, Innovus, PDV tools, PDK Concepts, SVRF, Custom IC design flow, Layouts, Backend tool flow, TCLPERL Scripting, Innovus, Fusion Compiler, Tech lef, Power Planning, PDN
Not Interested
+5
C, C, Python, Verilog, System Verilog
Not Interested
+30
C, System Verilog, AXI, AHB, Clocking, Python, Make, Pre Silicon Design Verification, UVM test Benches, SVUVM, specmane, Functional coverage, Assertions coding, AMBA ACE, APB protocols, PCIe 45, LPDDR 45, GDDR6, SDeMMC, GBE, CPUBFMVIP based verification, Boot, Reset, Debug, Low power verification, Performance verification, Scripting languages like Perl, Wake, EDA simulation, Waveform viewer tools
Not Interested
Regular
2 weeks agoVLSI Technical SOC/TOP Level Verification Engineer
Broadcom
Other Karnataka
7 to 11 Yrs
+25
SOC, System Verilog, UVM, debugging, code coverage, networking protocol, Ethernet, Pcie, CP, scripting languages, Perl, CAD Tools, TOP Level Functional verification, BFMs, Checkers, monitors, Scoreboards, verification plans, functional coverage, constrained random testing, Gatelevel simulations, SDF simulations, Tcl, Cadence, Synopsys
Not Interested
Regular
1 week agoStaff / Senior Engineer - ASIC PCIE CXL Design Verifica ...
Micron Technology
Hyderabad+1
Other Telangana
5 to 9 Yrs
+8
System Verilog, Debugging, Interpersonal communication, PCIeCXL IPsubsystems, UVMbased SV testbenches, ASIC simulation tools, Verification methodologies, Problemsolving
Not Interested
+24
PCIe, USB, DDR, Ethernet, AMBA, Serial Protocols, RTL design, computer architecture, debugging, Verilog HDL, SystemVerilog, scripting languages, Perl, Python, formal verification techniques, LPDDR, SoC interface, creating testbenches, creating test cases, industrystandard verification tools, Synopsys, Cadence, Mentor Graphics, TCL
Not Interested
+11
System Verilog, UVM, EDA tools, Perl, Python, Gate level simulation, Formal verification, Emulation, Tensilica, C based system modelling, Power aware simulation
Not Interested
Regular
1 week agoSenior Staff Engineer, and Digital Verification Manager
pSemi, A Murata Company
All India
12 to 16 Yrs
+22
Technical Leadership, Assertion based verification, SystemVerilog, UVM, C, C, Perl, Python, MIPI, SPI, I2C, DFT, Scan insertion, Behavioral modeling, Digital Design Verification, Code , functional coverage metrics, Cadence , Synopsys tool suites, MixedSignal design, FPGA validation, ASIC Design Verification
Not Interested
Regular
5 days agoSenior Design Verification Engineer - Onsite
REDEFINED CORP
Bangalore+8
Chennai, Noida, Hyderabad, Gurugram, Kolkata, Pune, Mumbai City, Delhi
10 to 20 Yrs
+5
pcie, uvm, fpga, design verification, asic
Not Interested
HotRegular
0 days agoTool and Die Maker work and settle in Germany with Fami ...
Flight To Sucess Immigration LLP
Canada+1
Germany
2 to 7 Yrs
+3
development, tool design, tool die
Not Interested
Regular
1 month agoDesign Verification Lead, AI/ML, Google Cloud, Silicon
Google
Other Karnataka
16 to 20 Yrs
+24
EDA Tools, Verilog, SystemVerilog, RTL Design, Simulation, UVM, Automation, Communication Skills, Firmware Engineering, IPChip Design, Verification Methodologies, SoC Design Flow, AIML Algorithms, Static Checks, Clock , Reset Domain Crossing, Flow Development, AIML Models, Formal Verification Methodologies, Cloudbased ML Frameworks, Hardware Acceleration Platforms, ProblemSolving, Investigative Skills, Teamwork Skills
Not Interested
Regular
3 weeks agoInsemi Technology - Senior Design Verification Engineer ...
Insemi Technology
Other Karnataka
5 to 9 Yrs
+11
Formal Verification, RTL Design, Functional Verification, Computer Architecture, Debugging, Scripting, Communication, Analytical , ProblemSolving Abilities, Verification Methodologies, Verification Tools
Not Interested
Regular
4 days agoSoftware Verification Engineer
Airbus Group India Private Limited
Other Karnataka
3 to 7 Yrs
+7
DO 178B, Configuration Management, Verification , Validation of avionics software, working on test bench, Change Management Knowledge of Avionics Systems, Programming skills in ANSIC language
Not Interested
+10
UVM, Verilog, System Verilog, Analog circuits, ONFI, DDRLPDDR JEDEC, DFI protocols, VerilogA, RTL debugging, Mixed signal design verification
Not Interested